Part Number Hot Search : 
FMMZ5244 MC145011 800DB45N LM052 0J101 MP1591DS 74LS14 MAX1169
Product Description
Full Text Search
 

To Download BCM1250 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 BCM1250
PRODUCT
(R)
Brief
OF BENEFITS
BCM1250 HIGH-PERFORMANCE, INTEGRATED 64-BIT MULTIPROCESSOR
BCM1250 600 MHz-1 GHz FEATURES SUMMARY
* Two 64-bit MIPS CPUs, scalable from
* Quad-issue in order pipeline; dual execute, dual memory pipes * Enhanced skew pipeline enables zero load-to-use penalty * 32-KB instruction cache, 32-KB data cache * Advanced branch predictors * Connects the CPUs, L2 cache, memory controller and I/O bridges * Runs at half the CPU core frequency; 256 bits wide * 512 KB, shared by both CPUs * 4-way associative, ECC protected * Ways can be removed to provide fast on-chip RAM * Two channels, each with a 64-bit data bus plus optional ECC * Runs up to 200 MHz clock rate, 400 MHz data rate * Support for DDR SDRAM, SGRAM, and FCRAM * Three 10/100/1000 Ethernet MACs; 802.3 compliant * Option to configure MACs into packet FIFOs * Up to two packet FIFOs each capable of OC-48 data rates * 32 bits, 33/66 MHz (PCI 2.2) * Host bridge or target device
TM
* Industry-leading performance
* Fast, on-chip multiprocessor bus * On-chip L2 cache
* Low power dissipation of 8-10W (@ 800 MHz) * High functional integration Programming * Instruction Setease and flexibility based on MIPS64 Architecture (ISA) Scalable multiprocessor chip and system architecture * * Broad tools and system software support For additional information on * evaluation boards, refer to the the BCM1250and BCM91250A
BCM91250E product briefs
*Based on internal Broadcom benchmark, using BCM1250 for standard IPv4 L3 look-up/switching.
* Processing speed of up to 10 Mpps* * 128 Gbps on-chip bus bandwidth; 50 Gbps memory bandwidth, 30 Gbps total I/O bandwidth
* DDR memory controller
TARGET
APPLICATIONS
* High-speed packet interfaces * PCI interface
Due to the BCM1250's world-class performance, power efficiency and integration, the processor is ideal for a broad variety of applications including:
* Enterprise workgroup and backbone switches * VPN switches/routers * Multiservice access concentrators * SAN routers/gateway/switches * IP services/subscriber management platforms * Web-server switches * High-end firewall/intrusion detection devices * Wireless basestations
* HyperTransport
(formerly LDT) I/O interface
* Integrated system I/O
* Complies with HyperTransportTM standard for high-speed I/O fabric * 500-MHz clock rate, double data rate, for 600 MHz CPUs; 600-MHz clock rate for 800 MHz CPUs * Peak bandwidth of 9.6 Gbps in each direction @ 600 MHz * Supports double-ended fabrics (to link two BCM1250s) * Generic I/O for direct connect to boot ROM, flash * Two SMBus serial configuration interfaces * PCMCIA control interface * Two serial interfaces
Example: Packet Processing Blade
BCM5840 2,400 Mbps IPSec BCM5615 24-10/100 +2-Gigabit Ports
PCI
SMII
BCM5238 24 10/100 Ports BCM5238 BCM5238
SGMII 4 10/100 /1000 Ports
FPGA
HyperTransport
* Extensive, on-chip debug features * 8-10W power dissipation @ 800 MHz * Support for leading operating systems including VxWorks , Linux and NetBSD * Evaluation board platform available with tools,
(R) (R)
GMII
BCM5404
BCM5680 8-Port 10/100/1000 BASE-T Aggregation, L2/L3 Switching
BCM 1250 BCM 1250
DDR DRAM
GMII
DDR DRAM
firmware and software drivers
Deep Packet Look-up, L4-L7 Processing
BCM1250
OVERVIEW
BCM1250 Block Diagram
JTAG 55 Mbps Serial Interface Serial Interface Dual SMBus GPIO/ Interrupt/ PCMCIA
D M A D M A
Debug/ Bus Trace
SB-1 Core
SB-1 Core
512-KB L2 Cache
Data Mover DDR Memory Controller
256 Bits ZBbus Bus runs at 1/2 CPU clock @128 Gbps DMA 10/100/ 1000 MAC FIFO DMA 10/100/ 1000 MAC DMA 10/100/ 1000 MAC FIFO
16-50 Gbps
55 Mbps
I/O Bridge Generic Bus and Flash I/O
PCI/HT Bridge 32-Bit PCI HT Host Bridge
1 Gbps
3 x GMII / 2 x 16-bit FIFO @ 2 Gbps / @ 6 Gbps
2 Gbps 19.2 Gbps
Broadcom's first SiByteTM processor, the BCM1250, is a stateof-the-art multiprocessor solution targeted at the fast-growing networking and communications markets. The BCM1250 is the first MIPS64TM processor to offer the industry-leading performance, high functional integration, and low power levels required by next-generation networking applications. The BCM1250 is an intelligent on-chip multiprocessor system (CMP) consisting of two Broadcom SB-1 high performance MIPS64TM CPUs, a shared 512-KB L2 cache, a DDR memory controller, and integrated I/O. All major blocks of the processor are connected together via the ZBbus, a high-speed, splittransaction multiprocessor bus. The bus implements the standard MESI protocol to ensure coherency between the two CPUs, L2 cache, I/O agents, and memory. Three Gigabit Ethernet MACs (10/100/1000) enable easy interfacing to LANs. To enable higher data rates, or in cases where Ethernet protocol processing is not required, the MACs can be configured as either three 8-bit or two 16-bit packet FIFOs. The high-speed I/O is provided using
HyperTransportTM (HT) I/O fabric and a 32-bit PCI (rev 2.2) local bus. Two serial ports are available to use as UARTs for console ports or asynchronous interface for WAN connections at up to T3/OC-1 rates (55 Mbps). To enable low chip-count systems, the BCM1250 also includes a configurable generic bus that allows glueless connection of a boot ROM or flash memory and simple I/O peripherals. On-chip debug, trace, and performance monitoring functions assist both hardware and software designers in debugging and tuning the system. The system can be run in either big- or little-endian mode. The BCM1250 is manufactured in TSMC's 0.13 process and is available in an 860 BGA package. Implementation of MIPS64TM ISA The SB-1 CPU core is a high-performance implementation of the standard MIPS64TM instruction set architecture (ISA), and incorporates the MIPS-3D and MIPS-MDMX application specific extensions (ASEs). The core supports a four-issue enhanced skew pipeline and can dispatch up to two memory and two ALU (Integer, Floating Point, MDMX or MIPS-3D) instructions per cycle.
Broadcom(R), the pulse logo, Connecting Everything(R), SiByteTM and System I/OTM are trademarks of Broadcom Corporation and/or its affiliates in the United States and certain other countries. All other trademarks mentioned are the property of their respective owners.
(R)
BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvine, California 92619-7013
(c) 2003 by BROADCOM CORPORATION. All rights reserved. 1250-PB09-R 06.13.03
Phone: 949-450-8700 FAX: 949-450-8710 Email: info@broadcom.com Web: www.broadcom.com


▲Up To Search▲   

 
Price & Availability of BCM1250

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X